header alt image test
Microloft Logo

Microloft

Senior Physical Design Engineer

Reposted 3 Hours Ago
Be an Early Applicant
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
Lead block- and sub-chip-level physical design activities and flow automation. Execute floorplanning, synthesis, placement, CTS, routing, STA, physical verification, formal equivalency, power/IR/EM analysis, and recommend technology/IP/EDA tool choices while reporting risks and supporting program needs.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for a Senior Physical Design Engineer to help achieve that mission. 


As Microsoft's cloud business continues to grow the ability to deploy new offerings and hardware infrastructure on time, in high volume with high quality and lowest cost is of paramount importance. To achieve this goal, the AISIE team is instrumental in defining and delivering operational measures of success for hardware manufacturing, improving the planning process, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We are looking for a Senior Physical Design Engineer with a dedicated passion for customer focused solutions, insight and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.   


We are looking for a Senior Physical Design Engineer to join the team. 



Responsibilities
  • Lead and execute Physical Design activities at block and sub-chip levels.
  • Contribute to Physical Design flow development, automation, and methodology improvements.
  • Evaluate and recommend technology nodes, IP selection, EDA tools, and vendor solutions.
  • Provide clear and concise status updates on progress, risks, and mitigation plans to management.
  • Operate with minimal supervision while maintaining good attention to detail.
  • Support program needs, including occasional travel as required.
  • Execute all phases of implementation including:
    • Floorplanning
    • Synthesis
    • Placement and optimization
    • Clock Tree Synthesis (CTS) and custom clocking
    • Routing
    • Static Timing Analysis (STA)
    • Physical Verification
    • Formal Equivalency
    • Power optimization and efficiency analysis
    • IR-drop and Electromigration (EM) analysis

Qualifications

Required Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.

Other Requierments:

  • Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.  
  • This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations. As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.   

Preferred Qualifications:

  • Experience in physical design implementation, signoff at block / sub system level. 
  • Experience in tapeouts of complex ASICs in leading edge technology. 

#SCHIE


Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Similar Jobs at Microloft

8 Days Ago
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Automation
Lead end-to-end physical design for large SOCs from RTL to GDS, including synthesis, floorplanning, place-and-route, CTS, timing and physical signoff, EMIR, formal equivalence, and low-power verification. Coordinate cross-functional teams, influence PD tools and methodology, and deliver production-quality silicon in advanced foundry nodes.
Top Skills: CadClock ConstructionClock Tree Synthesis (Cts)DftEmirFloorplanningFormal EquivalenceGdsLow-Power VerificationPd FlowPd MethodologyPhysical VerificationPlace-And-RoutePower And Performance (Ppa)RtlSynthesisTiming Signoff
Yesterday
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Automation
Lead SOC physical design with low-power methodology and power signoff. Drive PPA optimization, execute RTL-to-GDS implementation, and manage synthesis through place-and-route. Ensure all signoff stages (timing, physical verification, EMIR, formal equivalence, low-power verification). Collaborate across CAD, RTL/Design, Architecture, Power & Performance, and foundry teams to influence tools, flows, and methodologies.
Top Skills: CadDftEmirFormal EquivalenceGdsiiLow-Power VerificationPd FlowPlace-And-RoutePower AnalysisPrimepowerRtlSynthesis
8 Days Ago
In-Office
Mountain View, CA, USA
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Automation
Lead RTL-to-GDS physical implementation for flagship SoC projects: synthesis, floorplanning, place-and-route, timing signoff, physical verification, EMIR, formal equivalence, and low-power verification. Coordinate cross-functional teams, optimize PPA, drive PD tool/flow improvements, mentor engineers, and communicate project status.
Top Skills: CadenceClock Tree Synthesis (Cts)DftEmirFormal EquivalenceGdsLow Power VerificationPerlPhysical VerificationPlace-And-RoutePythonRtlStatic Timing Analysis (Sta)SynopsysSynthesisTcl

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account