MicrofluidX Logo

MicrofluidX

Principal Design Engineer

Reposted Yesterday
Be an Early Applicant
In-Office
San Jose, CA, USA
176K-298K Annually
Senior level
In-Office
San Jose, CA, USA
176K-298K Annually
Senior level
Lead analog/mixed-signal NAND circuit design and verification, architecting algorithms, waveforms, and floorplans. Drive simulation, optimization, parasitic extraction, and layout guidance. Develop AI/LLM-assisted design flows and verification automation. Collaborate cross-functionally to ensure manufacturability, reliability, cost, and time-to-market while mentoring engineers and producing documentation.
The summary above was generated by AI

Our vision is to transform how the world uses information to enrich life for all.

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

As a Principal Design Engineer in the NVE Design Engineering Core group at Micron Technology, Inc., you will contribute to the development of memory products that are best-in-class, using your specialized knowledge and Micron proprietary methods of designing and analyzing core and mixed circuits used in the development of memory products!

 

What’s Encouraged Daily:

  • Serve as a technical authority in the analog/core functional team for NAND projects, participating in pathfinding activities and solving sophisticated technical problems. 

  • Collaborate on architecting NAND Xpath, Ypath, algorithms, waveforms, drive alignment of design solutions, methodologies, DTCO and circuits, including detailed competitive analysis (CA) across a distributed matrix organization, working closely with other functional teams to evaluate, analyze, and improve NAND power consumptions, across geographies and time zones.  

  • Collaborate on designing, simulating, optimizing, and floor planning NAND circuits, evaluating design feasibility and analyze circuit functionalities. Perform die size cost and benefits analysis of new array circuits and algorithms prior to implementation. 

  • Implementing analog and mixed signal circuit design to meet specifications, validating design performance and functionalities by running block and chip level simulations using standard industry simulators and mentor other engineers for the same. 

  • Develop and productize agentic enablement for circuit design, including AI/LLM-assisted flows that support:  1. Environment setup and self-healing configuration 2. Guided simulation and debug,  3. Intelligent corner planning and coverage closure, 4. Automated schematic/layout checks and review assistance, 5. Documentation synthesis and knowledge retrieval from internal sources. 6. Block/subsystem/full-chip verification (analog/mixed-signal), including reproducible run recipes, golden reference management, and regression gating criteria. 

  • Review existing and generate new user documentation. 

  • Working with and supporting the efforts of groups such as Product Engineering, Test, Probe, Process Integration, Assembly and Marketing to proactively design products to optimize all manufacturing functions and assure the best cost, quality, reliability, time-to-market, and customer satisfaction. 

 

Minimum Qualifications: 

  • MS (PhD preferred) in electrical engineering required.  

  • 8+ years of NAND design relevant proven experience required with proficient knowledge of Nand Flash memory read, program and erase algorithms 

  • A very high level of self-motivation and proactivity. 

  • Proficiency in analog/mixed signal circuit design (page buffers, block selectors, Xdecoder, Ydecoder, bias table and waveforms, PDNs, level shifters, IO buffers, RTL, Verilog) 

  • Proficient fundamentals in semiconductor and device physics and analog/mixed-signal circuit design. An understanding of semiconductor reliability issues including CHC, NBTI, stress, and snapback, as well as Electromigration (EM) and IR analysis. 

  • Proficient circuit debugging and problem-solving skills. 

  • Proficiency in circuit verification and optimization, layout planning, parasitic extractions of the circuits, experience guiding layout. 

  • Proficient in analog and digital simulators such as HSPICE, Fast SPICE, and Verilog 

  • Proficient coding skills in Python (plus Bash/Tcl a bonus), and proficient working with structured data (CSV/JSON/SQLite) and version control. 

  • Proficient with Cadence design, LVS/DRC tools and UNIX. 

  • Excellent teamwork attitude. Good verbal communication skills (English) and ability to convey sophisticated technical concepts in verbal and written form. 

The US base salary range that Micron Technology estimates it could pay for this full-time position is:

$176,000.00 - $298,000.00 a year

Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process. 
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.  We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.  Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.  Additionally, Micron benefits include a robust paid time-off program and paid holidays.  For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your  right to work click here.

To learn more about Micron, please visit micron.com/careers

US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at  [email protected] or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.   

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar Jobs

4 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Expert/Leader
143K-304K Annually
Expert/Leader
Automation
Lead design or design-verification for SoC subsystems (e.g., PCIe, HBM, DMA, NoC). Provide technical leadership across architecture, design, DV, DFT, firmware, and post-silicon teams to deliver high-performance IP/SoC from concept through bring-up, focusing on bandwidth/latency/power tradeoffs, RTL quality, verification strategy, and coverage closure.
Top Skills: Amba AxiC++CdcChiDftDmaEmulationFormal Property VerificationHbmLintNocPciePerlPythonRdcRtlSimulationSynthesisSystemverilogUniversal Verification Methodology (Uvm)Verilog
9 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Automation
Lead and execute physical design at block through full-chip levels, improve PD flows and automation, evaluate tech/IP/EDA choices, drive implementation phases (floorplanning, synthesis, placement, CTS, routing, STA, verification, formal equivalency), optimize power/IR-drop/EM, report risks/status, and support program needs including occasional travel.
Top Skills: Asic/Soc TapeoutClock Tree Synthesis (Cts)Eda ToolsElectromigration (Em) AnalysisFloorplanningFormal EquivalencyIp SelectionIr-Drop AnalysisLeading-Edge Technology NodesPhysical DesignPhysical VerificationPlacement And RoutingPower OptimizationStatic Timing Analysis (Sta)Synthesis
10 Days Ago
In-Office
Mountain View, CA, USA
143K-304K Annually
Senior level
143K-304K Annually
Senior level
Automation
Lead signal and power integrity (SIPI) design and analysis for compute and AI SoCs and platforms, focusing on D2D and chiplet architectures, HBM and system-level interfaces. Model and simulate SI/PI effects (DC/AC/transient), guide packaging and platform tradeoffs, and drive cross-functional architecture and implementation across silicon, package, board, and platform teams to meet HPC performance and reliability goals.
Top Skills: Ac SimulationAdvanced PackagingChiplet DesignCopper LossCpu PackageD2DDc SimulationDecoupling CapacitorDie-To-DieDielectric LossFoundry SiliconHbmMotherboardOsatSocSubstrateTransient SimulationVoltage Regulator

What you need to know about the San Francisco Tech Scene

San Francisco and the surrounding Bay Area attracts more startup funding than any other region in the world. Home to Stanford University and UC Berkeley, leading VC firms and several of the world’s most valuable companies, the Bay Area is the place to go for anyone looking to make it big in the tech industry. That said, San Francisco has a lot to offer beyond technology thanks to a thriving art and music scene, excellent food and a short drive to several of the country’s most beautiful recreational areas.

Key Facts About San Francisco Tech

  • Number of Tech Workers: 365,500; 13.9% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Google, Apple, Salesforce, Meta
  • Key Industries: Artificial intelligence, cloud computing, fintech, consumer technology, software
  • Funding Landscape: $50.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Sequoia Capital, Andreessen Horowitz, Bessemer Venture Partners, Greylock Partners, Khosla Ventures, Kleiner Perkins
  • Research Centers and Universities: Stanford University; University of California, Berkeley; University of San Francisco; Santa Clara University; Ames Research Center; Center for AI Safety; California Institute for Regenerative Medicine

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account